首页>
外国专利>
Method of transmitting data at full bandwidth within a synchronous system when clock skew plus delay exceeds the cycle time
Method of transmitting data at full bandwidth within a synchronous system when clock skew plus delay exceeds the cycle time
展开▼
机译:当时钟偏斜和延迟超过周期时间时,在同步系统内以全带宽传输数据的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
The invention expands the period of data stabilization between state devices to be 1.5 times the cycle time minus the clock skew. The invention requires that a clock signal (hereinafter "forwarded clock") be sent with data to the receiving subsystem. Such data is received by a capture latch, which is operated by special logic that receives the forwarded clock, and then proceeds to an ordinary state device in the receiving subsystem that is running synchronously with the receiving subsystem. This state device nominally captures the data 1.5 cycles after it was sent from a state device in the sending subsystem.
展开▼