首页> 外国专利> Special carry adder for nine complement carry - delivers false carry when first two digits of serial complement cycle are subtracted additively or vice=versa

Special carry adder for nine complement carry - delivers false carry when first two digits of serial complement cycle are subtracted additively or vice=versa

机译:特殊的进位加法器,用于九个补码进位-在串行补码周期的前两位数字相减时提供错误的进位,反之亦然

摘要

The circuit is necessary only when the dual full adders (5, 6) of a reversible tetrad adder-subtractor are not provided with further adders which render the existing adder (4) superfluous. 16 two-input AND gates (7) are used with 10 two-input and 2 three-input OR gates (8, 9) and four NOT gates (10). A special nine's complement circuit (2) is capacitively coupled (21) to a carry adder (4) based on two simple flip-flops (16, 17) similar to those of the carry storage circuit. USE - In connection with 5211 tetrad adder combined with nine's complement and straight-ahead circuits.
机译:仅当可逆四元加法器-减法器的双全加法器(5、6)没有提供其他使现有加法器(4)多余的加法器时,才需要该电路。 16个二输入与门(7)与10个二输入和2个三输入或门(8、9)和四个非门(10)一起使用。基于类似于进位存储电路的两个简单触发器(16、17),将特殊的9的补码电路(2)电容耦合(21)到进位加法器(4)。用途-与5211四进制加法器结合使用,结合了九的补码和直接电路。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号