首页> 外国专利> Vertical DMOS transistor with compact geometry - has source terminal connected to source region via self-adjusting contact to gate and source region

Vertical DMOS transistor with compact geometry - has source terminal connected to source region via self-adjusting contact to gate and source region

机译:具有紧凑几何形状的垂直DMOS晶体管-源极端子通过与栅极和源极区域的自调整触点连接到源极区域

摘要

The DMOS transistor in a semiconductor substrate consists of a highly doped Drain area (1) of a first conductivity type, an overlying doped area (2) of the same type, and a doped Zone (3) of a second conductivity type located within the area (2) extending to the semiconductor surface (11). The transistor also includes a Gate electrode (6) insulated from the semiconductor substrate by a Gate oxide layer (7), a silicide Source area (10) and a Source electrode (9). The source electrode substantially covers the source region, which is self adjusting in the process. ADVANTAGE - Increased circuit density, higher reliability, reduced ON-resistance, reduced number of fabrication steps, reduced secondary breakdown.
机译:半导体衬底中的DMOS晶体管由第一导电类型的高掺杂漏极区域(1),相同类型的上覆掺杂区域(2)和第二导电类型的掺杂区域(3)组成区域(2)延伸到半导体表面(11)。该晶体管还包括通过栅氧化物层(7)与半导体衬底绝缘的栅电极(6),硅化物源极区(10)和源极(9)。源电极基本上覆盖源区,该源区在该过程中是自调整的。优势-提高电路密度,提高可靠性,降低导通电阻,减少制造步骤数量,减少二次击穿。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号