首页> 外国专利> A process for the deposition of an insulating layer on a conductive layer of the multi-layer network of a printed circuit is connected to conductor tracks of high density and a resulting printed circuit board.

A process for the deposition of an insulating layer on a conductive layer of the multi-layer network of a printed circuit is connected to conductor tracks of high density and a resulting printed circuit board.

机译:用于将绝缘层沉积在印刷电路的多层网络的导电层上的过程与高密度的导体迹线和所得的印刷电路板相连。

摘要

The formation of an insulating layer which is coplanar with the upper surface of the pillars 21 of the conductive layer 16a, 16b is made by engraving of an insulating layer 26 formed of several successive layers 22, 23, 24, 25 so as to obtain a surface with steps of a maximum height s4 is substantially equal to or less than a desired value corresponding to the desired degree of planeness of the insulating layer.
机译:通过雕刻由多个连续层22、23、24、25形成的绝缘层26,从而形成与导电层16a,16b的柱21的上表面共面的绝缘层,从而获得绝缘层26。具有最大高度s4的台阶的表面基本上等于或小于与绝缘层的期望平面度相对应的期望值。

著录项

  • 公开/公告号DE69001733T2

    专利类型

  • 公开/公告日1993-09-02

    原文格式PDF

  • 申请/专利权人 BULL SA FR;

    申请/专利号DE1990601733T

  • 发明设计人 CHANTRAINE PHILIPPE FR;ZORRILLA MARTA FR;

    申请日1990-07-23

  • 分类号H05K3/46;

  • 国家 DE

  • 入库时间 2022-08-22 05:00:52

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号