首页>
外国专利>
ZERO OVERHEAD SELF-TIMED ITERATIVE LOGIC
ZERO OVERHEAD SELF-TIMED ITERATIVE LOGIC
展开▼
机译:零开销的自定时迭代逻辑
展开▼
页面导航
摘要
著录项
相似文献
摘要
A novel third phase of CMOS domino logic is identified and used in the logic system of the present invention to store data. The use of this third phase in addition to the normally used precharge and logic evaluation phases, provides a logic structure of cascaded domino logic gates which are pipelined without intervening latches for memory storage. The memory storage function of the conventional latches being provided by the third logic phase. The novel approach requires that the functional inputs to this system have strictly monotonic transitions during the logic evaluation phase, and requires that the precharge signal must be active during only the precharge phase. Embodiments of the pipelined system according to the invention, are structured so that the output of the pipeline are fed back to the input of the pipeline to form an iterative structure. Such a feedback pipeline is viewed as a "loop" or "ring" of logic. The logic ring circulates data until the entire computation is complete. A method for using the logic structure is also described.
展开▼