首页>
外国专利>
Testability architecture and techniques for programmable interconnect architecture
Testability architecture and techniques for programmable interconnect architecture
展开▼
机译:可测试性架构和可编程互连架构技术
展开▼
页面导航
摘要
著录项
相似文献
摘要
In an integrated circuit including a first conductor disposed in a first direction, a plurality of second conductors forming intersections with the first conductor, and a plurality of antifuses connected between the first conductor and the second conductors at the intersections, a method for testing the integrity of the plurality of antifuses after attempting to program a selected one of the antifuses, including the steps of precharging each of the second conductors to a first preselected voltage potential such that a selected dynamic voltage is placed on each of the second conductors; placing a second voltage potential on the first conductor, wherein the difference between the first voltage potential and the second voltage potential is less than the voltage necessary to cause degradation of a good antifuse; waiting a preselected time; and sensing the voltage potential on each of the second conductors.
展开▼