首页> 外国专利> Method and apparatus for controlling a rounding operation in a floating point multiplier circuit

Method and apparatus for controlling a rounding operation in a floating point multiplier circuit

机译:用于控制浮点乘法器电路中的舍入操作的方法和设备

摘要

A floating point multiply of two n-bit operands creams a 2n- bit result, but ordinarily only n-bit precision is needed, so rounding is performed. Some rounding algorithms require the knowledge of the presence of any "1" in the n-2 low-order bits of the 2n-bit result. The presence of such a "1", indicates the so-called "sticky bit" is set. The sticky bit is calculated in a path separate from the multiply operation, so the n-2 least significant sums need not be calculated. This saves time and circuitry in an array multiplier, for example. In an example method, the difference between n and the number of trailing zeros, "x", in one of the n-bit operands is detected, by transposing the operand and detecting the leading one. The other operand is right-shifted by a number of bit positions equal to this difference. A sticky bit is generated if any logic "1's" are in the low-order n-x-2 bits fight shifted out of the second operand.
机译:两个n位操作数的浮点数乘以2n位结果,但是通常只需要n位精度,因此执行舍入。一些舍入算法要求知道2n位结果的n-2个低阶位中是否存在任何“ 1”。存在这样的“ 1”表示设置了所谓的“粘性位”。粘性位是在与乘法运算分开的路径中计算的,因此不需要计算n-2个最低有效和。例如,这节省了时间和阵列乘法器的电路。在示例方法中,通过对操作数进行转置并检测前导数字来检测n位操作数之一中的n与尾随零的数目“ x”之间的差。另一个操作数右移了等于此差的位数。如果低位n-x-2位中的任何逻辑“ 1”从第二个操作数中移出,则会生成一个粘滞位。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号