首页> 外国专利> A method for the fabrication of low leakage polysilicon thin film transistors

A method for the fabrication of low leakage polysilicon thin film transistors

机译:一种低漏电多晶硅薄膜晶体管的制造方法

摘要

According to one aspect of the invention thin film transistors exhibiting a reduced reverse leakage current are manufactured according to a method which includes the following steps:;Depositing a relatively thick layer of silicon oxide on a substrate by chemical vapor deposition, depositing a relatively thin polysilicon layer, annealing the relatively thin polysilicon layer at a temperature of less than 650°C in a nitrogen atmosphere to cause large grain formation, forming islands by etching the thin polysilicon layer, forming a thin gate oxide layer on at least one of the islands by oxidation under high pressure at a temperature below 650°C, depositing a relatively thick doped polysilicon layer on the gate oxide layer, forming a gate from the, relatively heavily doped, relatively thick polysilicon layer while having exposed laterally adjacent areas of the gate oxide layer and the underlying polysilicon island, lightly doping portions of the resultant exposed areas of the island of polysilicon laterally adjacent to the gate to form lightly doped source and drain areas, depositing a thin layer of silicon oxide on the gate and lightly doped source and drain areas, relatively heavily doping exposed areas of the layer of polysilicon laterally adjacent to the lightly doped source and drain areas to form relatively heavily doped source and drain areas, annealing the source and drain areas at a temperature of 600°C to 750°C and then hydrogenating the resultant device at a temperature of less than about a 400°C with the hydrogen plasma.
机译:根据本发明的一个方面,根据包括以下步骤的方法来制造具有减小的反向泄漏电流的薄膜晶体管:通过化学气相沉积在衬底上沉积相对较厚的氧化硅层,沉积相对较薄的多晶硅层,在氮气氛中在低于650°C的温度下对相对较薄的多晶硅层进行退火以形成大晶粒,通过蚀刻该薄多晶硅层形成岛,然后通过在至少一个岛上形成薄的栅极氧化层在低于650°C的高温下进行高压氧化,在栅极氧化层上沉积相对较厚的掺杂多晶硅层,由相对较重掺杂的相对较厚的多晶硅层形成栅极,同时暴露出栅极氧化层的横向相邻区域和下面的多晶硅岛,对pol岛的最终暴露区域进行轻掺杂横向靠近栅极的硅以形成轻掺杂的源极和漏极区域,在栅极以及轻掺杂的源极和漏极区域上沉积一层氧化硅薄层,横向靠近轻掺杂源极的多晶硅层的暴露区域相对重度掺杂漏极区形成相对重掺杂的源极区和漏极区,在600°C至750°C的温度下对源极区和漏极区进行退火,然后在低于约400°C的温度下用氢气将所得器件氢化等离子体。

著录项

  • 公开/公告号EP0474289B1

    专利类型

  • 公开/公告日1995-11-08

    原文格式PDF

  • 申请/专利权人 PHILIPS ELECTRONICS NV;

    申请/专利号EP19910202178

  • 发明设计人 MITRA UDAYANATH;VENKATESAN MAHALINGAM;

    申请日1991-08-28

  • 分类号H01L29/786;

  • 国家 EP

  • 入库时间 2022-08-22 04:13:44

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号