Single event upset hardening of commercial VLSI technology without circuit redesign

摘要

A fabrication method whereby any commercial integrated circuit design can be made SEU hardened simply by the fabrication process. No circuit redesign is required nor is circuit performance degraded. The novel method employs fully depleted accumulated mode type transistors on a silicon-on-insulator substrate. Modified LDD fabrication techniques are employed.