首页> 外国专利> Multiplier circuit for fixed point numbers in binary representation using at least one multiplier

Multiplier circuit for fixed point numbers in binary representation using at least one multiplier

机译:使用至少一个乘法器以二进制表示的定点数乘法电路

摘要

Using the multiplier circuit, it is possible to multiply fixed point numbers whose number of digits is greater than the n-digit multiplier used. For this purpose, the fixed point numbers are represented as n-digit binary numbers, the partial products are formed with the aid of the multiplier and the partial products are added up, only the nth most significant bit of the less significant partial product being used in the case of partial products having a different positional weight. This leads to a round result. IMAGE
机译:使用乘法器电路,可以将位数大于所使用的n位乘法器的定点数相乘。为此,将定点数表示为n位二进制数,借助乘数形成部分乘积,并将部分乘积相加,仅使用次有效部分积的第n个最高有效位。如果部分产品的位置重量不同。这导致了舍入结果。 <图像>

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号