首页>
外国专利>
Method of making a self-aligned dual-bit split gate (DSG) flash EEPROM cell
Method of making a self-aligned dual-bit split gate (DSG) flash EEPROM cell
展开▼
机译:制作自对准双位分裂栅(DSG)快闪EEPROM单元的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of making an EEPROM cell structure which includes two floating gate transistors separated by a select gate transistor with the select transistor being shared by the two floating gate transistors in programming, reading, and erasing a floating gate transistor. The floating gates of the two transistors are formed from a first polysilicon layer, the control gates of the two transistors are formed from a second polysilicon layer, and the select gate is formed from a third doped polysilicon layer. The channel length of the select gate transistor is fully self-aligned to the floating gate transistors. A word line is formed over the control gates and forms the select gate. The word line runs generally perpendicular to bit lines which contact the drain regions of the two floating gate transistors. Accordingly, a virtual ground flash EEPROM memory array can be fabricated using the EEPROM cell structure.
展开▼