首页>
外国专利>
Scan path circuit for testing multi-phase clocks from sequential circuits
Scan path circuit for testing multi-phase clocks from sequential circuits
展开▼
机译:扫描路径电路,用于测试时序电路中的多相时钟
展开▼
页面导航
摘要
著录项
相似文献
摘要
A scan path circuit for testing multi-phase clocks of sequential circuits is capable of preventing a clock skewing and includes a plurality of scan circuits coupled to respective clock testing circuits each including a latch circuit receiving a clock signal and a clock mode signal to output a latch output signal, and a control gate which outputs a control signal. The scan circuits each includes two latch circuits and a control gate which receives a test clock signal. The scan circuits operate as flip-flops during a non-testing period. When a scan mode signal is "0" and a clock signal is "1" an output of the latch circuit of the testing circuit becomes "1" and an output of the control gate thereof becomes a value of a first test clock signal. This value is used as a clock of the scan circuit, and a data input signal is taken into the respective scan circuit. When the clock signal is "0", the output of the latch circuit of the clock testing circuit becomes "0" and the output of the control gate thereof becomes "0". Thus, no input data is taken into the scan circuit, and a value of a scan input is held.
展开▼