Simulation by emulating level sensitive latches with edge trigger latches

摘要

A hardware simulation system is disclosed which includes a high frequency clock which is gated with a system clock to produce a high frequency enabled clock. The high frequency enabled clock is used to clock an edge triggered latch within the hardware simulation system. Thus, the system advantageously emulates level sensitive latches using edge triggered latches.