首页>
外国专利>
Error correction system for n bits using error correcting code designed for fewer than n bits
Error correction system for n bits using error correcting code designed for fewer than n bits
展开▼
机译:使用为少于n位设计的纠错码对n位进行纠错的系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer system includes an error detection and correction system for detecting and correcting single-bit errors, two-adjacent-bit errors, and four-adjacent-bit errors. Two identical error detection and correction (EDC) circuits are connected to the system memory array, and each EDC circuit is connected to half of the data bits in alternating pairs. Each EDC circuit detects single-bit errors and two-adjacent-bit errors. The EDC circuits are connected to alternating pairs of data bits so that errors of up to four adjacent bits are actually detected and corrected, two bits by the first EDC circuit and two bits by the second. Thus, if one of the x4 DRAMs in a memory array fails, each erroneous data bit from the DRAM is corrected to its original value, and the failure of the DRAM is registered.
展开▼