首页>
外国专利>
High speed logic simulation system using time division emulation suitable for large scale logic circuits
High speed logic simulation system using time division emulation suitable for large scale logic circuits
展开▼
机译:使用时分仿真的高速逻辑仿真系统,适用于大规模逻辑电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
A logic simulation system capable of handling a very large scale circuit while realizing a high speed simulation by retaining the parallelism of the simulation targets. The system includes: a host computer having data of the simulation target divided into a plurality of sections defining different simulation phases to be executed sequentially in time division; an emulator for emulating the simulation target, including: a plurality of programmable emulation chips for mapping the simulation target, each emulation chip having a memory with a plurality of memory banks provided in correspondence to the plurality of sections for registering mapping data specifying a function to be realized by each emulation chip in emulating each of the plurality of sections; a programmable network for interconnecting the plurality of emulation chips; and an emulation control unit for controlling the plurality of emulation chips and the network by sequentially switching the memory banks of the memory of each emulation chip and changing connections among the plurality of emulation chips provided by the network in emulating each of the plurality of sections; and an interface unit for interfacing the host computer and the emulator.
展开▼