首页> 外国专利> Gate array large-scale integrated circuit device and manufacturing method thereof

Gate array large-scale integrated circuit device and manufacturing method thereof

机译:门阵列大规模集成电路装置及其制造方法

摘要

As the number of output circuit increases in LSI or VLSI circuit, there increases the chance of many large output circuits operates at a same instant, and it causes malfunction of logic by induced switching noise. In order to prevent such problem, the switching speed of driving buffer circuit for output buffer circuit is controlled. By reducing the switching capacity of the driving circuit, the switching speed of the total circuit is not affected so much, but the noise is decreased very much. The control of the switching capacity of the driving buffer circuit is performed by master slice technology. Such as perfectly opposite design concept to that of present LSI design has been proofed by experiments.
机译:随着LSI或VLSI电路中输出电路数量的增加,许多大型输出电路同时工作的机会增加,并且由于感应的开关噪声而导致逻辑故障。为了防止这种问题,控制用于输出缓冲电路的驱动缓冲电路的开关速度。通过减小驱动电路的开关容量,整个电路的开关速度不会受到太大的影响,但是噪声会大大降低。驱动缓冲电路的开关容量的控制通过母片技术来进行。通过实验证明了与当前LSI设计完全相反的设计理念。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号