Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop

• 1. 时钟产生器、时钟信号产生方法及其小数锁相环 [P] . 中国专利： CN101277110A . 2008-10-01
• 2. 锁相环输出信号的频率切换方法、电路及时钟产生装置 [P] . 中国专利： CN111384948A . 2020-07-07
• 3. Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop [P] . 英国专利： GB2291548B . 1997-01-08

  机译： 借助于锁相环和锁相环产生时钟信号的方法

• 4. Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop [P] . 英国专利： GB2291293A . 1996-01-17

  机译： 借助于锁相环和锁相环产生时钟信号的方法

• 5. Method of generating a clock signal by means of a phase-locked loop and a phase-locked loop [P] . 英国专利： GB2291548A . 1996-01-24

  机译： 借助于锁相环和锁相环产生时钟信号的方法

• 1. Dynamic Free-Spectral-Range Measurement for Fiber Resonator Based on Digital-Heterodyne Optical Phase-Locked Loop [J] . Hongchen Jiao, Tao Wang, Heli Gao, 光学与光子学期刊（英文） . 2021,第008期
• 2. Sub-Clock Extraction of Optical Signals at High Rates using an Opto-Electronic Phase-Locked Loop Based on Three-Wave Mixing in Periodically-Poled Lithium Niobate [C] . Fausto Gomez Agis, Cedric Ware, Didier Erasme Quantum Electronics and Laser Science Conference . 2007
• 3. Delay flip-flop (DFF) metastability impact on clock and data recovery (CDR) and phase-locked loop (PLL) circuits. [D] . Sargezisardrud, Alfred. 2014
• 4. Real-Time Estimation for Roll Angle of Spinning Projectile Based on Phase-Locked Loop on Signals from Single-Axis Magnetometer [O] . Zhaowei Deng, Qiang Shen, Zilong Deng, 2019
• 5. Evaluation of Quadrature Signal Generation Methods with Reduced Computational Resources for Grid Synchronization of Single-Phase Power Converters through Phase-Locked Loops [O] . Paula Lamo, Alberto Pigazo, Francisco J. Azcondo 2020

• 1. CMOS analog and mixed-signal phase-locked loops: An overview [J] . Zhao Zhang . 半导体学报：英文版 . 2020,第11期
• 2. A novel high precision Doppler frequency estimation method based on the third-order phase-locked loop [J] . Tao Deng ,Mao-Li Ma ,Qing-Hui Liu . 天文和天体物理学研究 . 2021,第009期
• 3. Comparative Study of Low-Pass Filter and Phase-Locked Loop Type Speed Filters for Sensorless Control of AC Drives [J] . Dong Wang ,Kaiyuan Lu ,Peter Omand Rasmussen . 中国电工技术学会电机与系统学报(英文) . 2017,第2期
• 4. A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP [J] . Yu Guangming Wang Yu Yang Huazhong . 电子科学学刊：英文版 . 2011,第3期
• 5. Castas正交锁相环提取时钟信号的研究 [C] . 贺荣发 . 中国航空学会电子专业委员会１９８５年年会 . 1985
• 6. 应用于时钟产生的低功耗电荷泵锁相环研究和设计 [A] . 邬翔宇 . 2013