首页>
外国专利>
Cache invalidation sequence system utilizing odd and even invalidation queues with shorter invalidation cycles
Cache invalidation sequence system utilizing odd and even invalidation queues with shorter invalidation cycles
展开▼
机译:高速缓存失效序列系统,利用奇数和偶数失效队列,具有较短的失效周期
展开▼
页面导航
摘要
著录项
相似文献
摘要
By expanding the cache address invalidation queue into bit slices for holding odd invalidation addresses and even invalidation addresses and also by providing a more efficient series of transition cycles to accomplish cache address invalidations both during a cache hit or a cache miss cycle, the present architecture and methodology permits a faster cycle of cache address invalidations when required and also permits a higher frequency of processor access to cache without the processor being completely locked out from cache memory access during heavy traffic and high level of cache invalidation conditions.
展开▼