首页>
外国专利>
COMPUTING SYSTEM WITH A CACHE INVALIDATION UNIT, A CACHE INVALIDATION UNIT AND A METHOD OF OPERATING A CACHE INVALIDATION UNIT IN A COMPUTING SYSTEM
COMPUTING SYSTEM WITH A CACHE INVALIDATION UNIT, A CACHE INVALIDATION UNIT AND A METHOD OF OPERATING A CACHE INVALIDATION UNIT IN A COMPUTING SYSTEM
展开▼
机译:具有缓存无效化单元的计算系统,缓存无效化单元以及在计算系统中操作缓存无效化单元的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present application relates to a cache invalidation unit for a computing system having a processor unit, CPU, with a cache memory, a main memory and at least one an alternate bus master unit. The CPU, the main memory and the at least one an alternate bus master unit are coupled via an interconnect for data communications between them. The cache invalidation unit generates one or more invalidation requests to the cache memory in response to the alternate bus master unit writing data to the main memory. The cache invalidation unit comprises a page address generator unit to generate page addresses relating to at least one address range and an invalidation request generator unit to generate an invalidation request for each page address. The one or more generated invalidation requests are transmitted by the cache invalidation unit via to the cache memory of the CPU.
展开▼