Low-power, compact digital logic topology that facilitates large fan-in and high-speed circuit performance

摘要

A circuit topology for implementing combinational logic functions with large fan-in, high speed, and low power consumption using a combination of dynamic and static gates. The circuit topology includes a dynamic gate and a Pseudo-NMOS gate coupled to the dynamic gate.