首页> 外国专利> METHOD FOR MINIMIZING THE HOT CARRIER EFFECT IN N-MOSFET DEVICES

METHOD FOR MINIMIZING THE HOT CARRIER EFFECT IN N-MOSFET DEVICES

机译:N MOSFET器件中的热载流子效应最小化的方法

摘要

An N-Channel Metal Oxide Semiconductor Field EffectTransistor (N-MOSFET) with minimum susceptibility to the HotCarrier Effect (HCE) and a method by which the N-MOSFET isfabricated. Formed upon a semiconductor substrate is a N-MOSFETstructure comprising a gate oxide upon a semiconductor substrate,a gate electrode upon the gate oxide and a pair of N+ source/drainelectrodes adjoining the gate electrode and the gate oxide.Implanted into the gate oxide regions beneath the gate electrodeedges is a dose of a hardening ion. The hardening ion may beeither nitrogen ion or fluorine ion. The hardening ion isimplanted at an angle non-orthogonal to the plane of thesemiconductor substrate through means of a large tilt angle ionimplant process. Optionally, a Lightly Doped Drain (LDD)source/drain electrode structure or Double Doped Drain (DDD)source/drain electrode structure may be incorporated into the N-MOSFET structure.
机译:N沟道金属氧化物半导体场效应晶体管(N-MOSFET)对热的敏感性最小载流子效应(HCE)和N-MOSFET的制造方法捏造的。 N-MOSFET形成在半导体衬底上在半导体衬底上包括栅极氧化物的结构,栅氧化物上的栅电极和一对N +源极/漏极电极与栅电极和栅氧化物邻接。植入栅电极下方的栅氧化层中边缘是一剂硬化离子。硬化离子可以是氮离子或氟离子。硬化离子是以非正交于平面的角度植入半导体衬底通过大倾角离子植入过程。可选地,轻掺杂漏极(LDD)源极/漏极电极结构或双掺杂漏极(DDD)源极/漏极电极结构可以并入N-MOSFET结构。

著录项

  • 公开/公告号SG50741A1

    专利类型

  • 公开/公告日1998-07-20

    原文格式PDF

  • 申请/专利权人 CHARTERED SEMICONDUCTOR MANUFACTURING LTD;

    申请/专利号SG19960010149

  • 发明设计人 YANG PAN;

    申请日1996-06-25

  • 分类号H01L21/265;H01L21/336;H01L29/78;

  • 国家 SG

  • 入库时间 2022-08-22 02:56:01

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号