首页>
外国专利>
OR-plane memory cell array for flash memory with bit-based write capability, and methods for programming and erasing the memory cell array
OR-plane memory cell array for flash memory with bit-based write capability, and methods for programming and erasing the memory cell array
展开▼
机译:具有基于位的写能力的用于闪存的或平面存储器单元阵列,以及用于编程和擦除存储器单元阵列的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory cell array of a flash electrically erasable programmable read only memory (EEPROM) includes a plurality of transistor cells arranged in rows and columns. The sources of transistor cells in the same memory block are connected to a main source line through a control gate, as are the drains. The separate source and drains in the column direction are designed for a bit-based write capability. Writing, such as erasing or programming, of a selected transistor cell uses the Fowler- Nordheim tunneling method and can be accomplished due to the programming or erase inhibit voltage that is applied to non-selected transistor cells. The associated circuitry for bit-based writing, as well as methods of programming and erasing the memory cell array, with over- program and over-erase repair capability, are also disclosed.
展开▼