首页> 外国专利> Apparatus and method of supporting functional design of logic circuit and apparatus and method of verifying functional design of logic circuit

Apparatus and method of supporting functional design of logic circuit and apparatus and method of verifying functional design of logic circuit

机译:支持逻辑电路功能设计的装置和方法以及验证逻辑电路功能设计的装置和方法

摘要

By means of tables, characters, and the like displayed on the screen of a CRT monitor, a functional diagram editor element can generate, on the screen of the CRT monitor, a functional diagram for representing the operation of a logic circuit. A functional diagram check element detects the presence or absence of a contradiction in the generated functional diagram. Furthermore, a functional simulation element can perform the functional verification of the functional diagram free from contradiction. A hardware-description-language conversion element can generate a hardware description language from the functional diagram in which the circuit operation has undergone error correction. A logic synthesis element can generate netlist information from said hardware description language.
机译:通过在CRT监视器的屏幕上显示的表格,字符等,功能图编辑器元件可以在CRT监视器的屏幕上生成用于表示逻辑电路的操作的功能图。功能图检查元素检测所生成的功能图中是否存在矛盾。此外,功能仿真元件可以无矛盾地执行功能图的功能验证。硬件描述语言转换元件可以从其中电路操作已经进行了纠错的功能图生成硬件描述语言。逻辑综合元件可以从所述硬件描述语言生成网表信息。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号