首页>
外国专利>
Read-write memory with checkmode comparison
Read-write memory with checkmode comparison
展开▼
机译:具有checkmode比较的读写存储器
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit having a memory with a parallel test data comparator is disclosed. The parallel test data comparator includes a NOR-like function which has parallel transistors having their gates connected to an input from each of the internal data lines, and a NAND-like function which also has parallel transistors having their gates connected to an input from each of the internal data lines. The output nodes of each function are biased by single transistors, each controlled by a test enable signal, and each of which can be overpowered by any one of the parallel transistors. In the event that all of the internal data lines are at the same logic level, the outputs of the NOR and NAND will be at the same logic level; conversely, if any one (or more) of the internal data lines is different from the rest, the outputs of the NOR and NAND will be at different logic levels. An exclusive-OR-like function is used to generate a pass or fail signal responsive to the output nodes of the NOR and NAND. IMAGE
展开▼