首页>
外国专利>
Package integrated circuit having thermal enhancement and reduced footprint size
Package integrated circuit having thermal enhancement and reduced footprint size
展开▼
机译:具有增强散热能力和减小占位面积的封装集成电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
According to the invention, a packaged integrated circuit includes a lid attached to a base to enclose a cavity, an integrated circuit chip or chips being attached to each of the lid and base within the cavity. Preferably, the chip or chips that generate the most heat during operation of the packaged integrated circuit are attached to the lid and the lid is made of a material having good thermal conductivity such as aluminum nitride. The chips attached to the base generate relatively little heat and so do not require a heat sink to be included in the base. The packaged integrated circuit is formed in a cavity-up configuration, thereby enabling connection pins or solder balls to be formed over the entire exterior surface of the base, increasing interconnection density. Additionally, attachment of chips to both the lid and the base allows an increased number of electronic functions to be included in one packaged integrated circuit. Further, the chip or chips attached to the lid can be tested before being committed to the base, thereby enabling defective chips to be discarded without having to discard the relatively expensive base.
展开▼