首页> 外国专利> Package integrated circuit having thermal enhancement and reduced footprint size

Package integrated circuit having thermal enhancement and reduced footprint size

机译:具有增强散热能力和减小占位面积的封装集成电路

摘要

According to the invention, a packaged integrated circuit includes a lid attached to a base to enclose a cavity, an integrated circuit chip or chips being attached to each of the lid and base within the cavity. Preferably, the chip or chips that generate the most heat during operation of the packaged integrated circuit are attached to the lid and the lid is made of a material having good thermal conductivity such as aluminum nitride. The chips attached to the base generate relatively little heat and so do not require a heat sink to be included in the base. The packaged integrated circuit is formed in a cavity-up configuration, thereby enabling connection pins or solder balls to be formed over the entire exterior surface of the base, increasing interconnection density. Additionally, attachment of chips to both the lid and the base allows an increased number of electronic functions to be included in one packaged integrated circuit. Further, the chip or chips attached to the lid can be tested before being committed to the base, thereby enabling defective chips to be discarded without having to discard the relatively expensive base.
机译:根据本发明,一种封装的集成电路包括附接到基座以封闭空腔的盖,集成电路芯片或多个集成电路芯片附接到空腔内的每个盖和基座。优选地,在封装的集成电路的操作期间产生最多热量的一个或多个芯片被附接到盖,并且盖由具有良好导热性的材料例如氮化铝制成。附着在基座上的芯片产生的热量相对较少,因此不需要在基座中包含散热器。封装的集成电路以空腔向上的构造形成,从而使得能够在基座的整个外表面上形成连接引脚或焊球,从而增加了互连密度。另外,将芯片附接到盖子和底座两者允许在一个封装的集成电路中包括更多数量的电子功能。此外,附在盖上的一个或多个芯片可以在被固定到基座上之前进行测试,从而能够丢弃有缺陷的芯片而不必丢弃相对昂贵的基座。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号