State machine bus controller providing function and timing parameters to satisfy requirements of asynchronous bus and more than one type of device on the bus

摘要

A state machine bus controller for interfacing the CPU of a micro- computer based system with memory and I/O device is described. The controller, while capable of interfacing with a bus which is synchronous in nature, can maintain synchronous handshake with more than one type of microprocessor while providing function and timing parameters to satisfy requirements of an asynchronous bus and more than one type of device which reside on the bus.