首页>
外国专利>
Execution unit and method for executing performance critical and non- performance critical arithmetic instructions in separate pipelines
Execution unit and method for executing performance critical and non- performance critical arithmetic instructions in separate pipelines
展开▼
机译:在单独的管线中执行性能关键和非性能关键算术指令的执行单元和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A CPU (central processing unit) of a computer that comprises an issue unit and an execution unit. The issue unit selectively issues arithmetic instructions of a predefined arithmetic instruction type as performance critical arithmetic instructions and non-performance critical arithmetic instructions. The execution unit comprises a performance critical pipeline to execute the performance critical arithmetic instructions. The execution unit also comprises a non- performance critical pipeline to execute the non-performance critical arithmetic instructions.
展开▼