首页>
外国专利>
Integrated circuit memory devices having highly integrated merged data test capability and methods of testing same
Integrated circuit memory devices having highly integrated merged data test capability and methods of testing same
展开▼
机译:具有高度集成的合并数据测试能力的集成电路存储设备及其测试方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Integrated circuit memory devices having merged data test capability include first and second memory cell arrays in first and second blocks of memory, respectively, a first global input/output line and switches for enabling transfer of data from the first memory cell array to the first global input/output line in response to a first merged data test control signal P1 and enabling transfer of data from the second memory cell array to the first global input/output line in response to a second merged data test control signal P2. A highly integrated merged data test circuit is also provided with test cells therein and each test cell is capable of testing multiple memory cell arrays in at least two blocks of memory. A first merged data test circuit is provided which has a first input electrically coupled to the first global input/output line and a first output which generates first and second error signals upon detection of a failure in the first and second memory cell arrays, respectively.
展开▼