very fast polyhydric festwertspeicheranordnung

摘要

In a multivalued ROM device including a plurality of memory cells (C (0, 0), C (0, 1), ...) each for storing N (N = 2, 3, ...)-bit information, each bit of the N-bit information corresponds to one address (X0, X1,..., Xm). IMAGE