首页> 外国专利> Integrated circuit dies including thermal stress reducing grooves and microelectronic packages utilizing the same

Integrated circuit dies including thermal stress reducing grooves and microelectronic packages utilizing the same

机译:包括减小热应力凹槽的集成电路管芯和利用该管芯的微电子封装

摘要

An integrated circuit includes an integrated circuit die having first and second opposing faces, a plurality of spaced apart bonding regions on the first face, and at least one groove in the second face. The at least one groove allows the die to flex upon application of stress to the bonding regions due to thermal cycling of the integrated circuit die, compared to absence of the at least one groove. Preferably, multiple grooves are provided, a respective one of which extends between a respective pair of adjacent spaced apart bonding regions. The grooves may be fabricated by sawing and/or etching the grooves in the second face. The sawing and/or etching may be performed at the wafer stage, before the integrated circuit dies are singulated. Alternatively, the sawing and/or etching may take place after the integrated circuit dies are singulated from the wafer.
机译:一种集成电路,其包括具有第一和第二相对面,在第一面上的多个间隔开的键合区域以及在第二面上的至少一个凹槽的集成电路管芯。与不存在至少一个凹槽相比,所述至少一个凹槽允许芯片在由于集成电路芯片的热循环而对接合区域施加应力时弯曲。优选地,提供多个凹槽,其中的各个凹槽在相应的一对相邻的间隔开的结合区域之间延伸。可以通过在第二面上锯切和/或蚀刻凹槽来制造凹槽。锯切和/或蚀刻可以在将集成电路管芯切单之前在晶片阶段执行。可替代地,可以在将集成电路管芯从晶片分离出来之后进行锯切和/或蚀刻。

著录项

  • 公开/公告号US06184570B2

    专利类型

  • 公开/公告日2001-02-06

    原文格式PDF

  • 申请/专利权人

    申请/专利号US09428861

  • 发明设计人 RAHUL GUPTA;JAMES D. MACDONALD JR.;

    申请日1999-10-28

  • 分类号H01L290/60;

  • 国家 US

  • 入库时间 2022-08-22 01:07:26

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号