首页> 外国专利> Design verification method, design verification device for microprocessors, and pipeline simulator generation device

Design verification method, design verification device for microprocessors, and pipeline simulator generation device

机译:设计验证方法,用于微处理器的设计验证装置以及流水线模拟器生成装置

摘要

In the design verification method, the design verification device, and the pipeline simulator generation device for microprocessors, a pipeline simulator (4, S4, S12) and verification programs for a microprocessor as a target in design are automatically generated (7, S9, S10) based on a pipeline specification described in a description language readable and analyzable by a computer, and the pipeline operation of the microprocessor is verified (12, S15, S16) based on the results (S13) of the simulation (11) of the RTL description and the result (6, S14) of the pipeline simulation performed based on the verification programs and the pipeline simulator.
机译:在设计验证方法,设计验证装置以及用于微处理器的流水线模拟器生成装置中,流水线模拟器( 4, S 4, S 12 )和基于设计的目标微处理器的验证程序会自动生成( 7, S 9, S 10 )计算机以可读和可分析的描述语言描述管道规范,并验证微处理器的管道操作( 12, S 15, S 16 )基于RTL描述的模拟结果( 11 )和结果( 6, S < B> 14 )基于验证程序和管道模拟器执行的管道模拟。

著录项

  • 公开/公告号US2001034594A1

    专利类型

  • 公开/公告日2001-10-25

    原文格式PDF

  • 申请/专利权人 KABUSHIKI KAISHA TOSHIBA;

    申请/专利号US20010816480

  • 发明设计人 KAZUYOSHI KOHNO;ATSUSHI MIZUNO;

    申请日2001-03-26

  • 分类号G06F17/50;

  • 国家 US

  • 入库时间 2022-08-22 01:06:55

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号