首页>
外国专利>
Poly routing for chip interconnects with minimal impact on chip performance
Poly routing for chip interconnects with minimal impact on chip performance
展开▼
机译:芯片互连的多边形布线,对芯片性能的影响最小
展开▼
页面导航
摘要
著录项
相似文献
摘要
Methods for using the polysilicon layer to route the cells in the ASIC are disclosed. The poly layer of an IC chip is used for routing chip interconnects with minimal impact on the chip performance by selecting nets in the IC chip based on a predetermined or a desired qualification. A maximum allowable length of the poly layer to be used for chip interconnects is determined based on the intended technology of the chip. A filtering algorithm filters the netlist to provide a set of candidate nets that are suitable for poly layer routing based on the predetermined or desired qualification. A routing tool routes the selected nets that have been selected by the filtering algorithm by using the poly layer. Some of the poly layer routings are further rejected by a post processing step.
展开▼