首页> 外国专利> Method of pocket implant modeling for a CMOS process

Method of pocket implant modeling for a CMOS process

机译:用于CMOS工艺的袋式植入物建模方法

摘要

The invention comprises a method of determining the thermal straggle of microelectronic devices having a pocket dopant implant that is formed under substantially the same doping conditions. The method comprises measuring the operating characteristics of each device (32) and obtaining a one-dimensional doping profile of dopant ions in the devices (30). A total lateral straggle of the dopant ions in the devices is determined in response to the operating characteristics and the one-dimensional doping profile of the dopant ions (34). An as-implanted straggle of the dopant ions in the devices is determined in response to the doping conditions (36). A thermal straggle of the dopant ions is calculated utilizing the as-implanted straggle and the total lateral straggle (38).
机译:本发明包括一种确定具有在基本相同的掺杂条件下形成的袋状掺杂剂注入的微电子器件的热散布的方法。该方法包括测量每个器件( 32 )的工作特性并获得器件中的掺杂离子的一维掺杂分布( 30 )。响应于操作特性和掺杂离子的一维掺杂分布( 34 ),确定设备中掺杂离子的总横向分布。响应于掺杂条件( 36 ),确定器件中掺杂离子的植入后散布。利用注入后的杂散和总横向杂散( 38 )计算掺杂离子的热杂散。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号