首页>
外国专利>
Stability test for silicon on insulator SRAM memory cells utilizing disturb operations to stress memory cells under test
Stability test for silicon on insulator SRAM memory cells utilizing disturb operations to stress memory cells under test
展开▼
机译:利用干扰操作对被测应力存储单元施加应力的绝缘体SRAM存储器单元上的硅的稳定性测试
展开▼
页面导航
摘要
著录项
相似文献
摘要
An apparatus, program product, and method of testing a silicon-on-insulator (SOI) static random access memory (SRAM) introduce switching history effects to a memory cell under test to stress the memory cell such that a reliable determination of stability may be made. It has been found that the worst case scenario for memory cell stability typically occurs immediately after a memory cell is switched to one state after the memory cell has been maintained in the other, opposite state for a period of time sufficient to introduce switching history effects. As such, a testing process may be configured to maintain a memory cell in a particular state for a period of time sufficient to introduce switching history effects, whereby the memory cell may be adequately stressed during the testing process to highlight any stability problems by setting the memory cell to an opposite state, and then shortly thereafter disturbing the memory cell, e.g., via a read to the memory cell or another memory cell on the same column or row of a memory array.
展开▼