首页>
外国专利>
Test configuration and test method for testing a plurality of integrated circuits in parallel
Test configuration and test method for testing a plurality of integrated circuits in parallel
展开▼
机译:用于并行测试多个集成电路的测试配置和测试方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A test configuration for testing a plurality of integrated circuits, in particular fast semiconductor memory modules located on a wafer, in parallel. The test configuration includes a carrier board for bringing up electrical signal lines belonging to a test system, contact-making needles for producing electrical connections with contact areas on the circuits to be tested, and a plurality of active modules that are arranged on the carrier board. The active modules are each assigned to one of the circuits to be tested in parallel, and are each case inserted into the signal path between the test system and the associated circuit to be tested. In a preferred embodiment, the active modules are arranged at least partly overlapping, based on a direction at right angles to the plane of the carrier board.
展开▼