首页>
外国专利>
Cache coherence protocol engine and method for efficient processing of interleaved memory transactions in a multiprocessor system
Cache coherence protocol engine and method for efficient processing of interleaved memory transactions in a multiprocessor system
展开▼
机译:用于在多处理器系统中有效处理交错存储器事务的高速缓存一致性协议引擎和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention relates generally to a protocol engine for use in a multiprocessor computer system. The protocol engine, which implements a cache coherence protocol, includes a clock signal generator for generating signals denoting interleaved even clock periods and odd clock periods, a memory transaction state array for storing entries, each denoting the state of a respective memory transaction, and processing logic. The memory transactions are divided into even and odd transactions whose states are stored in distinct sets of entries in the memory transaction state array. The processing logic has interleaving circuitry for processing during even clock periods the even memory transactions and for processing during odd clock periods the odd memory transactions. Moreover, the protocol engine is configured to transition from one memory transaction to another in a minimum number of clock cycles. This design improves efficiency for processing commercial workloads, such as on-line transaction processing (OLTP) by taking certain steps in parallel.
展开▼