首页>
外国专利>
Methodology for generating a design rule check notch-error free core cell library layout
Methodology for generating a design rule check notch-error free core cell library layout
展开▼
机译:生成设计规则检查缺口无错误核心单元库布局的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A new method has been provided whereby notch errors that can occur in placing via interconnects over layers of metal have been eliminated. A reference database contains all layout data for semiconductor device cells that are used to create the semiconductor devices. A cell layout is read from the reference database and placed on an intermediate data repository. For this cell, valid locations are determined where via connections must be established. Data for a test via are created, the device of the test via is aligned with and placed (dropped) over a valid location thereby creating test site. The purpose of the test site is to validate that the via device is correctly aligned with the metal and without any notch errors. Cases where notch errors occur are identified, for those cases a metal form is created whereby the surface of the metal form is identical with the surface of the notch error. The original metal data is merged with the original via device data and the notch error data, thereby creating new metal data that is free of the notch error. The original metal data and the original test via data and the notch error data are purged, the new metal data are stored on a core cell library for further customer use.
展开▼