首页> 外国专利> Method to remove excess metal in the formation of damascene and dual interconnects

Method to remove excess metal in the formation of damascene and dual interconnects

机译:在镶嵌和双互连的形成过程中去除多余金属的方法

摘要

A method of removing excess metal, particularly copper, in the fabrication of interconnects has been achieved. In accordance with the objects of this invention, a new method of removing excess metal in the formation of an interconnect has been achieved. A semiconductor substrate is provided. A dielectric layer is provided overlying the semiconductor substrate. Trenches are formed in this dielectric layer for planned damascene or dual damascene interconnects. A barrier layer is provided overlying the dielectric layer and lining the trenches. A metal layer is provided overlying the barrier layer and completely filling the trenches. A masking layer is deposited overlying the metal layer. The masking layer is patterned to form a mask that only overlies the trenches. The metal layer is etched down where not covered by the mask. This etching down is partial so that the barrier layer is not exposed. This etching down leaves the metal layer underlying the mask thicker than the metal layer not underlying the mask. The masking layer is etched away. The metal layer and the barrier layer are polished down to the top surface of the dielectric layer to form the planned interconnects, and the integrated circuit is completed.
机译:已经实现了在互连件的制造中去除过量金属,特别是铜的方法。根据本发明的目的,已经实现了在互连的形成中去除多余金属的新方法。提供一种半导体衬底。提供覆盖半导体衬底的介电层。在该介电层中形成沟槽以用于计划的镶嵌或双镶嵌互连。在电介质层上设置阻挡层并为沟槽加衬。提供覆盖阻挡层并完全填充沟槽的金属层。掩模层沉积在金属层上。构图掩模层以形成仅覆盖沟槽的掩模。在未被掩模覆盖的地方蚀刻掉金属层。该蚀刻是局部的,使得不暴露出阻挡层。向下蚀刻使得在掩模下方的金属层比不在掩模下方的金属层更厚。掩膜层被蚀刻掉。将金属层和阻挡层抛光至介电层的顶表面以形成计划的互连,从而完成集成电路。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号