首页>
外国专利>
Semiconductor device having gate edges protected from charge gain/loss
Semiconductor device having gate edges protected from charge gain/loss
展开▼
机译:具有栅极边缘免受电荷增益/损耗影响的半导体器件
展开▼
页面导航
摘要
著录项
相似文献
摘要
A plurality of core gate stacks and periphery gates on the substrate, each core gate stack and periphery gate having at least one side and first and second protective shoulders formed on said plurality of core gate stacks and periphery gates, such that a dopant can be implanted sequentially into source and drain regions of a substrate supporting the stacks to establish transistors and such that charge migration into said at least one side of the gate stacks during interlayer dielectric (ILD) formation and device metallization is prevented, at least the second shoulder being frabricated from at least one material selected from a group consisting essentially of nitride and silicon oxynitride (SiON).
展开▼