首页> 外国专利> Method to reduce bit line capacitance in cub drams

Method to reduce bit line capacitance in cub drams

机译:降低幼崽位线电容的方法

摘要

A new method is provided for the creation of the bit line contact plug. CUB capacitors typically are located adjacent to the bit line contact plug, a parasitic capacitance therefore exists between the CUB and the contact plug. Typical interface between the CUB and the bit line contact plug consists of a dielectric. By creating an air gap that partially replaces the dielectric between the CUB and the bit line contact plug, the dielectric constant of the interface between the bit line and the CUB is reduced, thereby reducing the parasitic coupling between the bit line contact plug and the CUB. This enables the creation of CUB capacitors of increased height, making the CUB and the therewith created DRAM devices better suited for the era of sub-micron device dimensions.
机译:提供了一种用于创建位线接触塞的新方法。 CUB电容器通常位于位线接触插头附近,因此CUB和接触插头之间存在寄生电容。 CUB和位线接触插头之间的典型接口由电介质组成。通过产生气隙,该气隙部分地替代CUB和位线接触塞之间的电介质,位线和CUB之间的界面的介电常数减小,从而减小了位线接触塞和CUB之间的寄生耦合。 。这使得能够产生增加的高度的CUB电容器,使得CUB和由此产生的DRAM器件更适合于亚微米器件尺寸的时代。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号