首页> 外国专利> Method for handling 32 bit results for an out-of-order processor with a 64 bit architecture

Method for handling 32 bit results for an out-of-order processor with a 64 bit architecture

机译:用于具有64位架构的乱序处理器处理32位结果的方法

摘要

The present invention discloses a method and an implementation scheme to handle instructions in an out-of-order processor that write a 32 bit result into a 64-bit wide register. The 64-bit architecture specifies that the 64-bit result has to be constructed from the 32-bit result by leaving the remaining overhanging 32 bits unchanged. To handle the setting of the 32 bits that have to be unchanged here a so-called extract instruction (810) is disclosed which writes the 'overhanging' bit portion not into its own result field but into the result field of the subsequent instruction (for example a Load Address (LA) instruction (510). The invention is illustrated for the write of a 32 bit result into a 64-bit register but it is applicable for other bitwidth as well -like the write of 64 bit result into a 128-bit register.
机译:本发明公开了一种用于在无序处理器中处理将32位结果写入64位宽的寄存器中的指令的方法和实现方案。 64位体系结构规定必须通过保留其余的突出32位不变来从32位结果构造64位结果。为了处理这里必须保持不变的32位的设置,公开了所谓的提取指令(810),其将“突出”位部分不写入其自身的结果字段中,而是写入后续指令的结果字段中(用于例如,一个加载地址(LA)指令(510)的例子,说明了本发明用于将32位结果写入64位寄存器,但是它也适用于其他位宽,例如将64位结果写入128位。位寄存器。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号