首页> 外国专利> Device for manipulating address information in a memory tester controls address channels in the memory tester with address registers storing logical address bits, replacement bits, a bit selector and a vector processor.

Device for manipulating address information in a memory tester controls address channels in the memory tester with address registers storing logical address bits, replacement bits, a bit selector and a vector processor.

机译:用于在存储器测试器中操纵地址信息的设备通过具有存储逻辑地址位,替换位,位选择器和向量处理器的地址寄存器来控制存储器测试器中的地址通道。

摘要

A memory tester has a feature for using any section of a z address register as a substitute for up to eight most significant bits in x address lines. A majority of z selection multiplexers select one of sixteen z address lines for transfer to a majority of z-bit activation multiplexers. Each z-bit activation multiplexer chooses between a selected z-bit or a matching x address bit. An Independent claim is also included for a method for manipulating address information in a memory tester.
机译:存储器测试器具有一项功能,可以使用z地址寄存器的任何部分代替x地址线中最多八个最高有效位。大多数z选择多路复用器选择16条z地址线之一,以传输到大多数z位激活多路复用器。每个z位激活多路复用器在选定的z位或匹配的x地址位之间进行选择。还包括关于在存储器测试器中操纵地址信息的方法的独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号