首页> 外国专利> Isolation method to replace STI for deep sub-micron VLSI process including epitaxial silicon

Isolation method to replace STI for deep sub-micron VLSI process including epitaxial silicon

机译:用于包括外延硅在内的深亚微米VLSI工艺中替代STI的隔离方法

摘要

In accordance with the objectives of the invention a new method is provided for the definition and delineation of active regions in the surface of a semiconductor substrate. A layer of pad oxide is grown on the surface of the substrate, the layer of pad oxide is patterned and etched whereby the pad oxide remains in place over areas where the isolation regions are to be created. The underlying silicon substrate is in this manner exposed; the regions of the silicon substrate that are exposed are the regions of the substrate where active devices are to be created. The exposed surface of the substrate is cleaned; the openings in the layer of pad oxide are selectively filled with a deposition of epitaxial silicon. The created structure is heat treated to improve the interface between the patterned and etched layer of pad oxide and the deposited epitaxial silicon. The created pattern of pad oxide can now be used as regions of field isolation over the surface of the substrate.
机译:根据本发明的目的,提供了一种新方法,用于定义和描绘半导体衬底表面中的有源区。垫氧化物层在衬底的表面上生长,该垫氧化物层被图案化并蚀刻,由此垫氧化物在将要形成隔离区的区域上保留在适当的位置。以这种方式暴露出下面的硅衬底。硅衬底暴露的区域是衬底中将要形成有源器件的区域。清洁基材的暴露表面;垫氧化物层中的开口被外延硅沉积物选择性地填充。对产生的结构进行热处理,以改善衬垫氧化物的图案化和蚀刻层与沉积的外延硅之间的界面。所形成的垫氧化物的图案现在可以用作衬底表面上方的场隔离区域。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号