首页>
外国专利>
Method and circuit layout for reducing post chemical mechanical polishing defect count
Method and circuit layout for reducing post chemical mechanical polishing defect count
展开▼
机译:减少化学机械抛光后缺陷数量的方法和电路布局
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and a circuit layout on a substrate of a semiconductor wafer, suitable for reducing defects during a chemical mechanical polishing process. On the substrate, the circuit layout comprises a plurality of strips of first circuit structure and at least two strips of second circuit structure located on the substrate. Each of the strips of second circuit structure respectively links the front end and the rear end of the plurality of strips of the first circuit structure for the purpose of averaging polishing pressure performed upon the front end and the rear end of the plurality of strips of the first circuit structure during the chemical mechanical polishing process for reducing defects.
展开▼