首页>
外国专利>
LSI design method which never produces timing error having influence on entire specification of LSI function, after design of layout and circuit of detailed portion
LSI design method which never produces timing error having influence on entire specification of LSI function, after design of layout and circuit of detailed portion
An LSI design method includes (a) performing an arrangement wiring on a plurality of macro blocks, (b) performing a timing analysis on the plurality of macro blocks based on the result of the arrangement wiring, and (c) designing an inside portion of each of the plurality of macro blocks based on the result of the timing analysis.
展开▼