首页>
外国专利>
Data prefetch technique using prefetch cache, micro-TLB, and history file
Data prefetch technique using prefetch cache, micro-TLB, and history file
展开▼
机译:使用预取缓存,micro-TLB和历史记录文件的数据预取技术
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory cache method and apparatus with two memory execution pipelines, each having a translation lookaside buffer (TLB). Memory instructions are executed in the first pipeline (324) by searching a data cache (310) and a prefetch cache (320). A large data TLB (330) provides memory for storing address translations for the first pipeline (324) A second pipeline (328) executes memory instructions by accessing the prefetch cache (320). A second micro-TLB (340) is associated with the second pipeline (328). It is loaded in anticipation of data that will be referenced by the second pipeline (328). A history file (360) is also provided to retain information on previous instructions to aid in deciding when to prefetch data. Prefetch logic (370) determines when to prefetch data, and steering logic (380) routes certain instructions to the second pipeline (328) to increase system performance.
展开▼