首页>
外国专利>
Virtual tree-based netlist model and method of delay estimation for an integrated circuit design
Virtual tree-based netlist model and method of delay estimation for an integrated circuit design
展开▼
机译:用于集成电路设计的基于虚拟树的网表模型和延迟估计方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A pre-placement delay model for a logical function block of an integrated circuit design includes a fan-in count variable, a fan-out count variable and a delay variable. The fan-in count variable has a value indicative of a number of inputs to the logical function block. The fan-out count variable has a value indicative of the number of inputs of other logical function blocks that are driven by an output of the logical function block. The delay variable has a value that is a function of the binary logarithm of the fan-in count variable and the binary logarithm of the fan-out count variable.
展开▼