首页> 外国专利> Matrix processing device in SMP node distributed memory type parallel computer

Matrix processing device in SMP node distributed memory type parallel computer

机译:SMP节点分布式存储式并行计算机中的矩阵处理装置

摘要

In the LU decomposition of a matrix composed of blocks, the blocks to be updated of the matrix are vertically divided in each SMP node connected through a network and each of the divided blocks is allocated to each node. This process is also repeatedly applied to new blocks to be updated later, and the newly divided blocks are also cyclically allocated to each node. Each node updates allocated divided blocks in the original order of blocks. Since by sequentially updating blocks, the amount of processed blocks of each node equally increases, load can be equally distributed.
机译:在由块组成的矩阵的LU分解中,矩阵的要更新的块在通过网络连接的每个SMP节点中被垂直划分,并且每个划分的块被分配给每个节点。该处理也被重复地应用于新的块,以在以后被更新,并且新划分的块也被循环地分配给每个节点。每个节点以块的原始顺序更新分配的划分的块。由于通过顺序更新块,每个节点的已处理块的数量均等地增加,因此可以平均分配负载。

著录项

  • 公开/公告号US2004193841A1

    专利类型

  • 公开/公告日2004-09-30

    原文格式PDF

  • 申请/专利权人 FUJITSU LIMITED;

    申请/专利号US20040798287

  • 发明设计人 MAKOTO NAKANISHI;

    申请日2004-03-12

  • 分类号G06F15/00;

  • 国家 US

  • 入库时间 2022-08-21 23:20:45

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号