首页> 外国专利> Low temperature method of forming a gate stack with a high k layer deposited over an interfacial oxide layer

Low temperature method of forming a gate stack with a high k layer deposited over an interfacial oxide layer

机译:形成具有沉积在界面氧化物层上的高k层的栅极堆叠的低温方法

摘要

The present invention relates to methods for forming dielectric layers on a substrate, such as in an integrated circuit. In one aspect of the invention, a thin interfacial layer is formed. The interfacial layer is preferably an oxide layer and a high-k material is preferably deposited on the interfacial layer by a process that does not cause substantial further growth of the interfacial layer. For example, water vapor may be used as an oxidant source during high-k deposition at less than or equal to about 300 C.
机译:本发明涉及在衬底上例如在集成电路中形成介电层的方法。在本发明的一方面,形成薄的界面层。界面层优选是氧化物层,并且高k材料优选通过不引起界面层的实质性进一步生长的工艺沉积在界面层上。例如,在小于或等于约300°C的高k沉积过程中,水蒸气可用作氧化剂源。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号