首页> 外国专利> Method and semiconductor structure for implementing reach through buried interconnect for silicon-on-insulator (SOI) devices

Method and semiconductor structure for implementing reach through buried interconnect for silicon-on-insulator (SOI) devices

机译:用于绝缘体上硅(SOI)器件的通过掩埋互连实现覆盖范围的方法和半导体结构

摘要

A method and semiconductor structure including silicon-on-insulator (SOI) devices are provided for implementing reach through buried interconnect. A semiconductor stack includes a predefined buried conductor to be connected through multiple insulator layers and at least one intermediate conductor above the predefined buried conductor. A hole is anisotropically etched through the semiconductor stack to the predefined buried conductor. The etched hole extends through the at least one intermediate conductor and the insulators to the predefined buried conductor in the semiconductor stack. A thin layer of insulator is deposited over an interior of the etched hole. The deposited thin insulator layer is anisotropically etched to remove the deposited thin insulator layer from a bottom of the hole exposing the predefined buried conductor in the semiconductor stack with the thin insulator layer covering sidewalls of the hole to define an insulated opening. The insulated opening is filled with an interconnect conductor to create a connection to the predefined buried conductor in the semiconductor stack. A semiconductor structure for implementing reach through buried interconnect in building semiconductors including silicon-on-insulator (SOI) devices includes the semiconductor stack. An etched hole extends through at least one intermediate conductor and the insulators to the predefined buried conductor in the semiconductor stack. A thin layer of insulator covers sidewalls of the etched hole providing an insulated opening. An interconnect conductor extending through the insulated opening is connected to the predefined buried conductor in the semiconductor stack.
机译:提供一种包括绝缘体上硅(SOI)器件的方法和半导体结构,以实现通过掩埋互连的覆盖范围。一种半导体叠层,包括要通过多个绝缘体层连接的预定的掩埋导体和在该预定的掩埋导体上方的至少一个中间导体。穿过半导体叠层各向异性地蚀刻到预定的掩埋导体的孔。蚀刻的孔穿过至少一个中间导体和绝缘体延伸到半导体叠层中的预定的掩埋导体。绝缘体薄层沉积在蚀刻孔的内部。各向异性地蚀刻所沉积的薄绝缘体层以从孔的底部去除所沉积的薄绝缘体层,从而暴露出半导体堆叠中的预定掩埋导体,其中薄绝缘体层覆盖孔的侧壁以限定绝缘开口。绝缘开口填充有互连导体,以建立与半导体叠层中预定埋入导体的连接。用于在包括绝缘体上硅(SOI)器件的建筑半导体中实现通过掩埋互连的伸入的半导体结构包括半导体叠层。蚀刻的孔穿过至少一个中间导体和绝缘体延伸到半导体叠层中的预定的掩埋导体。绝缘体薄层覆盖蚀刻孔的侧壁,以提供绝缘开口。延伸穿过绝缘开口的互连导体连接到半导体堆叠中的预定掩埋导体。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号